


Inventor: Iwanishi, et al Docket No.: 10873.1199US01 Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT Attorney Name: Douglas P. Mueller Phone No.: (612) 371-5237 Sheet 1 of 23






F1G. 2A

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 3 of 23




F1G. 2B

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 4 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 5 of 23




F1G. 4A

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 6 of 23




1G. 4B

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 7 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 8 of 23



F1G. 6A

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 9 of 23



Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 10 of 23






FIG. 60

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 11 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 12 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237


Sheet 13 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 14 of 23



Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 15 of 23




Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 16 of 23




F16.90

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 17 of 23



F1G. 10A

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 18 of 23



Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 19 of 23




FIG. 11A PRIOR ART

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 20 of 23

FIG 11B

Amount of IR Drop

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 21 of 23




FIG. 12B PRIOR ART

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 22 of 23

Delay Library Considering IR Drop \$1300 S1302 \$1301 \$1303 IR Drop Analysis Timing Verification Delay Calculation START Layout END Considering IR Drop Delay Information Amount of IR Drop Layout

Inventor: Iwanishi, et al
Docket No.: 10873.1199US01
Title: METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
Attorney Name: Douglas P. Mueller
Phone No.: (612) 371-5237
Sheet 23 of 23

4 6 1

